(11) EP 1 255 303 A1

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

(43) Date of publication: 06.11.2002 Bulletin 2002/45

(21) Application number: 00969976.0

(22) Date of filing: 20.10.2000

(51) Int Cl.⁷: **H01L 31/042**, H01L 33/00, H01L 25/04

(86) International application number: PCT/JP00/07360

(87) International publication number: WO 02/035613 (02.05.2002 Gazette 2002/18)

(84) Designated Contracting States: DE FR GB IT NL SE


(71) Applicant: Nakata, Josuke Jyoyo-shi, Kyoto 610-0102 (JP)

(72) Inventor: Nakata, Josuke Jyoyo-shi, Kyoto 610-0102 (JP) (74) Representative: Senior, Alan Murray
 J.A. KEMP & CO.,
 14 South Square,
 Gray's Inn
 London WC1R 5JJ (GB)

(54) LIGHT-EMITTING OR LIGHT-DETECTING SEMICONDUCTOR MODULE AND METHOD OF MANUFACTURE THEREOF

(57) In a semiconductor module (20), twenty-five semiconductor devices (10) having light-receiving properties, for example, are arranged in five-by-five matrices using a conductor mechanism formed from six lead frames (29). Each column of semiconductor devices (10) is connected in series and each row of semicon-

ductor devices (10) is connected in parallel. These are embedded in a light-transmitting member (31) formed from a transparent synthetic resin, and a positive electrode terminal 33 and a negative electrode terminal 34 are disposed. The semiconductor devices (10) are formed with first and second flat surfaces, and negative electrodes 9a and positive electrodes 9b are disposed.



EP 1 255 303 A1

Description

BACKGROUND OF THE INVENTION

[0001] The present invention relates to a light-emitting or light-receiving module equipped with a plurality of particle-shaped semiconductor devices and a method for making the same. This light-emitting or light-receiving semiconductor module can be used in various applications such as solar cell panels, illumination panels, displays, semiconductor photocatalysts, and the like. [0002] Research has been done in technologies wherein a pn junction separated by a diffusion layer is formed on the surface of a small, spherical semiconductor element formed from p-type or n-type semiconductors. Multiple spherical semiconductor elements of this type are connected in parallel to a shared electrode to be used in solar cells and semiconductor photocatalyst. [0003] United States Patent No. 3,998,659 discloses an example of a solar cell. A p-type diffusion layer is formed on the surface of a n-type spherical semiconductor, and multiple spherical semiconductors of this type are connected to a shared electrode film (positive electrode) while the n-type cores of these spherical semiconductors are connected to a shared electrode film (negative electrode).

[0004] In United States patent No. 4,021,323, p-type spherical semiconductor elements and n-type spherical semiconductor elements are arranged in a matrix and connected to a shared electrode film. These semiconductor elements are also placed in contact with an electrolytic fluid. This results in a solar energy converter (semiconductor module) where electrolysis of the electrolyte takes place when illuminated with sunlight. United States patent No. 4,100,051 and 4,136,436 present similar solar energy converters.

[0005] In these types of conventional semiconductor modules, the semiconductor elements are connected in parallel. Thus, a low voltage and a high current is applied to the terminals of the module. If one of the semiconductor elements malfunctions and results in a short-circuit, a high current will pass through this short-circuit and output from the module will be lost.

[0006] As presented in PCT gazettes WO98/15983 and WO99/10935, the inventor of the present invention proposed a light-emitting or light-receiving semiconductor element wherein a diffusion layer, a pn junction, and a pair of electrodes are formed on a spherical semiconductor made from a p-type semiconductor and a n-type semiconductor. These multiple semiconductor elements of this type can be connected in series, and these series can be connected in parallel to form solar cells, photocatalyst devices involving the electrolysis of water and the like, as well as various types of light-emitting devices, color displays, and the like.

[0007] In these semiconductor modules, if any one of the elements connected in series malfunctions, an open circuit will result and current will not flow through the series circuit that includes the semiconductor element. As a result, the remaining operating semiconductor devices in the series circuit will also be stopped, lowering the output of the semiconductor module.

[0008] Furthermore, in the spherical semiconductor device with positive and negative electrodes proposed by the present inventor in the publications described above, the semiconductor device can roll around easily, making handling difficult. Determining the positions at which the positive and negative electrodes are formed is not easy and identifying polarity during assembly is difficult.

OBJECTS AND SUMMARY OF THE INVENTION

[0009] An object of the present invention is to provide a light-emitting or light-receiving semiconductor module that can minimize reductions in output voltage and current in the event of a malfunction in a device and a method for making the same. Another object of the present invention is to provide a light-emitting or light-receiving semiconductor module that allows easy identification of a pair of electrodes on a particle-shaped semiconductor device and a method for making the same. Yet another object of the present invention is to provide a light-emitting or light-receiving semiconductor module that uses reflections from a light-transmitting member to guide light to positions away from the entry point or light source point and a method for making the same.

[0010] A light-emitting or light-receiving module according to the present invention includes: a plurality of particle-shaped semiconductor devices having light-emitting or light-receiving properties, the plurality of semiconductor devices being disposed in plural rows and columns with uniform conductive orientation; and a conductive connection mechanism connecting each of the columns of the plurality of semiconductor devices to be electrically in series and connecting each of the rows of the plurality of semiconductor devices to be electrically in parallel (claim 1).

[0011] It would be desirable for the conductive connection mechanism to be formed from a plurality of lead frames formed from thin metal sheets (claim 2). Also, a light-transmitting member covers all of the semiconductor devices and all of the semiconductor devices are embedded therein (claim 3).

[0012] In the light-emitting or light-receiving module described in claim 1, preferably, the semiconductor device is a solar cell (claim 4). Alternatively, the semiconductor device can be a spherical semiconductor device (claim 5), or the semiconductor device can be a cylindrical semiconductor device (claim 6).

[0013] In the light-emitting or light-receiving module described in claim 2, it would be desirable for the semiconductor device to be a roughly spherical semiconductor element formed from a p-type or n-type semiconductor, the semiconductor element being formed with parallel first and second flat surfaces on either side of a

center thereof; a roughly spherical pn junction is formed on a surface section of the semiconductor element including the first flat surface; and first and second electrodes are disposed on the first and second flat surfaces respectively and connected to ends of the pn junction

(claim 7).

[0014] In the light-emitting or light-receiving module described in claim 2, it would be desirable for the semiconductor device to be a cylindrical semiconductor element formed from a p-type or n-type semiconductor, the semiconductor element being formed with parallel first and second flat surfaces perpendicular to an axis thereof; a pn junction is formed on a surface section of the semiconductor element including the first flat surface; and first and second electrodes are disposed on the first and second flat surfaces respectively and connected to ends of the pn junction (claim 8).

[0015] In the light-emitting or light-receiving module described in claim 7, it would be deslrable for an average diameter of the first and second flat surfaces to be smaller than a distance between the flat surfaces (claim 9). Alternatively, the first and second flat surfaces can be formed with different diameters (claim 10).

[0016] In the light-emitting or light-receiving module described in claim 7 or claim 8, it would be desirable for the semiconductor element to be formed from a silicon semiconductor (claim 11). Alternatively, the semiconductor element is formed from any one of compound semiconductor selected from GaAs, InP, GaP, GaN, or InCuSe (claim 12). Alternatively, the semiconductor element is formed from a p-type semiconductor; the diffusion layer is formed from a n-type diffusion layer; and the second flat surface is formed from a p-type recrystallized layer, a second electrode being disposed on a surface of the p-type recrystallized layer (claim 13). Alternatively, the semiconductor element is formed from a n-type semiconductor; the diffusion layer is formed from a p-type diffusion layer; and the second flat surface is formed from a n-type recrystallized layer, a second electrode being disposed on a surface of the n-type recrystallized layer (claim 14).

[0017] Another light-emitting or light-receiving module according to the present invention includes: a plurality of particle-shaped semiconductor devices having light-emitting or light-receiving properties, the plurality of semiconductor devices being disposed in a plurality of columns with uniform conductive orientation and being disposed in ring formations at equal intervals along a perimeter; and a conductive connection mechanism connecting each of the columns of the plurality of semiconductor devices to be electrically in series and connecting each of the rings of the plurality of semiconductor devices to be electrically in parallel (claim 15).

[0018] It would be desirable for a cylindrical light-transmitting member formed from a transparent synthetic resin to be provided; and the plurality of columns of semiconductor devices arranged in ring formations to be embedded in perimeter walls of the light-transmitting

member (claim 16). It would be desirable for an irregular reflection surface that irregularly reflects light to be formed on an inner perimeter surface of the light-transmitting member (claim 17, dependent on claim 16).

[0019] A method for making a light-emitting or lightreceiving module according to the present invention includes: a first step for preparing a plurality of lead frames formed from thin metal sheets and a plurality of particleshaped semiconductor devices having light-emitting or light-receiving properties; a second step for assembling the plurality of semiconductor devices between the plurality of lead frames so that conductive orientation is uniform, arranging the semiconductor devices as a matrix with plural rows and plural columns, and connecting each column of the semiconductor devices via the lead frame to be electrically in series and connecting each row of the semiconductor devices via the lead frame to be electrically in parallel; and a third step for embedding the matrix of the plurality of semiconductor devices in a light-transmitting member formed from a transparent synthetic resin (claim 18).

[0020] It would be desirable in the third step for partially cylindrical lenses to be formed on either side of each of the columns of the semiconductor devices (claim 19).

[0021] According to another method for making a light-emitting or light-receiving module according to the present invention, there is: a first step for preparing a plurality of ring-shaped lead frames formed from thin metal sheets and a plurality of particle-shaped semiconductor devices having light-emitting or light-receiving properties; a second step for assembling the plurality of semiconductor devices between the plurality of lead frames so that conductive orientation is uniform, arranging the semiconductor devices in a plurality of columns and in ring formations at equal intervals along a perimeter, and connecting each column of the semiconductor devices via the lead frame to be electrically in series and connecting each ring of the semiconductor devices via the lead frame to be electrically in parallel; and a third step for embedding the plurality of columns of the plurality of semiconductor devices in a cylindrical lighttransmitting member formed from a transparent synthetic resin (claim 20).

BRIEF DESCRIPTION OF THE DRAWINGS

[0022]

Fig. 1 through Fig. 16 are drawings showing the first embodiment.

Fig. 1 is a cross-section drawing of a spherical semiconductor element.

Fig. 2 is a cross-section drawing of the semiconductor element formed with a first flat surface.

Fig. 3 is a cross-section drawing of a semiconductor element formed with a diffusion layer and a pn junction.

10

Fig. 4 is a cross-section drawing of a semiconductor element formed with a second flat surface.

Fig. 5 is a cross-section drawing of a semiconductor element formed with a diffusion layer.

Fig. 6 is a cross-section drawing of a semiconductor device.

Fig. 7 is a plan drawing of a lead frame plate.

Fig. 8 is a cross-section drawing of an assembly in which semiconductor devices have been assembled with a lead frame plate.

Fig. 9 is a cross-section detail drawing of a semiconductor device and a lead frame.

Fig. 10 is a plan drawing of three sets of semiconductor modules and lead frame plates.

Fig. 11 is a cross-section drawing of a semiconductor module and lead frame plate.

Fig. 12 is a cross-section drawing of a semiconductor module and lead frame plate.

Fig. 13 is a plan drawing of a semiconductor module.

Fig. 14 is a cross-section drawing of a semiconductor module.

Fig. 15 is a side-view drawing of a semiconductor module.

Fig. 16 is an equivalent circuit diagram of a semiconductor module.

Fig. 17 is a cross-section drawing of a semiconductor device according to an alternative embodiment 1.

Fig. 18 through Fig. 21 are drawings showing an 30 alternative embodiment 2.

Fig. 18 is a cross-section drawing of a semiconductor element formed with first and second flat surfaces.

Fig. 19 is a cross-section drawing of a semiconductor element formed with a diffusion layer.

Fig. 20 is a cross-section drawing of a semiconductor element formed with a negative electrode.

Fig. 21 is a cross-section drawing of a semiconductor device.

Fig. 22 through Fig. 30 show an alternative embodiment 3.

Fig. 22 is a drawing showing a cylindrical semiconductor material and a semiconductor element.

Fig. 23 is a cross-section drawing along the XXI-II-XXIII line from Fig. 22.

Fig. 24 is a cross-section drawing of a semiconductor element formed with a diffusion layer.

Fig. 25 is a cross-section drawing of a semiconductor element with a flat surface removed.

Fig. 26 is a cross-section drawing of a semiconductor element formed with a diffusion layer.

Fig. 27 Is a cross-section drawing of a semiconductor device.

Fig. 28 is a plan drawing of a semiconductor module.

Fig. 29 is a cross-section drawing along the XXVIIII - XXVIIII line from Fig. 28.

Fig. 30 is a simplified cross-section detail drawing of a semiconductor device and lead frame.

Fig. 31 through Fig. 34 show an alternative embodiment 4.

Fig. 31 is a plan drawing of an assembly during the process of making a semiconductor module.

process of making a semiconductor module.

Fig. 32 is a front-view drawing of an assembly.

Fig. 33 is a plan drawing of a semiconductor module.

Fig. 34 is a cross-section drawing of a semiconductor module.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0023] Referring to the figures, the embodiments of the present invention will be described.

[0024] First, the structure of a semiconductor device according to the present invention will be described.

[0025] Referring to Fig. 1 through Fig. 6, there is shown a method for making a light-receiving semiconductor device 10 suited for solar cells. Referring to Fig. 6, there is shown a cross-section drawing of the light-receiving semiconductor device 10.

[0026] Referring to Fig. 6, the light-receiving semiconductor device 10 is formed from: a semiconductor element 1 formed, for example, from a p-type semiconductor; a n-type diffusion layer 3; a pn junction 4; a pair of electrodes 9a, 9b (a negative electrode 9a, a positive electrode 9b); a diffusion layer 8 formed from a type-p+ semiconductor, and a reflection prevention film 6a. The semiconductor element 1 is formed from a perfectly spherical semiconductor element 1a (see Fig. 1) formed from a p-type silicon single crystal with a diameter of, for example, 1.5 mm. At a pair of apexes on either side of the center of the semiconductor element 1 are formed first and second flat surfaces 2, 7, which are parallel to each other. The first flat surface 2 has a diameter of, for example, 0.6 mm. The second flat surface 7 has a diameter of, for example, 0.8 mm. The average diameter of the first flat surface 2 and the second flat surface 7 is smaller than the distance between the first flat surface 2 and the second flat surface 7.

[0027] The diffusion layer 3 is formed on a section of the surface of the semiconductor element 1 that includes the first flat surface 2. A n-type diffusion layer 3 is not formed on the second flat surface 7, and instead another diffusion layer 8 is formed. The diffusion layer 3 is a type-n+ diffusion layer formed through phosphorous diffusion and having a thickness of 0.4 - 0.5 microns. The pn junction 4 (more precisely, a pn+ junction) is formed roughly spherically, with the diffusion layer 3. [0028] On the first flat surface 2, the negative electrode 9a is formed as a thin film on the surface of the diffusion layer 3 by baking a silver paste. On the second flat surface 7, the positive electrode 9b is formed as a thin film on the surface of the type-p+ diffusion layer 8 by baking a silver paste. The reflection-prevention film

6a is formed from a silicon oxide film 6 and is formed over the surface of the diffusion layer 3 with the exception of the first flat surface 2 and the second flat surface 7. The structure of the light-receiving semiconductor device 10 will become further evident in the description of the method for making the light-receiving semiconductor device 10 provided below.

[0029] In this light-receiving semiconductor device 10, the roughly spherical pn junction 4 has a photoelectrical conversion function and photoelectrically converts received sunlight to an electric power of approximately 0.6 volts. Since the negative electrode 9a and the positive electrode 9b are formed as thin films on the first and the second flat surfaces 2, 7, the light-receiving semiconductor device 10 is prevented from easily rolling around while allowing it to be easily grasped from both sides, thus making handling easier. Furthermore, since the first flat surface 2 and the second flat surface 7 have different sizes, the negative electrode 9a and the positive electrode 9b can be easily distinguished either visually or through a sensor. This makes assembly of the light-receiving semiconductor device 10 into semiconductor modules more efficient.

[0030] Referring to Fig. 1 through Fig. 6, a method for making the light-receiving semiconductor device 10 presented above will be described. Referring to Fig. 1, a spherical semiconductor element 1a is produced as a true sphere formed from a p-type silicon of single crystal with a resistivity of approximately 1 ohm-meter. This type of spherical semiconductor element 1a can be made using methods proposed in Japanese laid-open patent publication No. 10-33969 and International gazette WO98/15983. In this method, a silicon particle is melted inside the upper end of a drop tube. The silicon particle is dropped down and solidifies while free falling to form a spherical shape due to surface tension, thus forming a spherical silicon single crystal. It would also be possible to form spherical semiconductors by performing mechanical polishing or the like.

[0031] Referring to Fig. 2, mechanical and chemical grinding is performed on a section of the surface of the spherical semiconductor element 1a to form the first flat surface 2 having a diameter of approximately 0.6 mm. Referring to Fig. 3, a method known in the art is used to diffuse phosphorous over the entire surface to form an n+ diffusion layer 3, resulting in a roughly spherical pn junction 4 positioned at a depth of about 0.4 - 0.5 microns from the surface of the spherical semiconductor element 1. A silicon oxide film 5 formed on the surface during the phosphorous diffusion process is removed through etching, and heat is applied again under an oxygen atmosphere to form a silicon oxide film 6 (reflection prevention film 6a).

[0032] Referring to Fig. 4, the side opposite from the first flat surface 2 is processed through mechanical and chemical grinding to form the second flat surface 7, where the p-type silicon single crystal is exposed with a diameter of approximately 0.8 mm. The first and the sec-

ond flat surfaces 2, 7 are formed parallel at end points on either side of the center of the sphere. The diameter of the second flat surface 7 is formed different from the diameter of the first flat surface 2, allowing easy identification of the negative electrode 9a and the positive electrode 9b when connecting lead frames, described later.

[0033] Referring to Fig. 5, using a method known in the field, after forming the first and the second flat surfaces 2, 7 and masking the silicon oxide film 6, the boron is diffused over the surface of the p-type silicon single crystal exposed at the second flat surface 7 to form a type-p+ diffusion layer 8 having a thickness of 0.2 - 0.3 microns. The boron is diffused over the p-type layer on the second flat surface 7, and a p+n+ junction 8a that is in contact with the type-n+ diffusion layer 3 at the edges of the second flat surface 7 is formed inside the silicon oxide film 6. The surface of the p+n+ junction 8a is protected by the silicon oxide film 6.

[0034] Referring to Fig. 6, a silver paste is applied to the surface of the diffusion layer 3 on the first flat surface 2 and the surface of the diffusion layer 8 on the second flat surface 7. The silver paste layers are heated and baked at a range of 600 - 800 deg C under an oxidizing atmosphere. This results in the negative electrode 9a and the positive electrode 9b, which form low-resistance connections with the diffusion layer 3 and the type-p+ diffusion layer 8 respectively. This completes a particle-shaped light-receiving semiconductor device 10 suited for solar cells.

[0035] The production method described above is just one example. The processes for forming the type-n+ diffusion layer 3, etching, forming the electrodes, and forming the reflection prevention film can be selected from conventional technologies. Also, the materials used are not restricted to those described above, and other materials that have been used conventionally in the past can be used. Also, apart from the silicon oxide film described above, the reflection-prevention film can also be a known reflection-prevention film such as a titanium oxide film.

[0036] Next will be described a structure of and method for making an inexpensive resin mold light-receiving semiconductor module 20 suited for mass production and that uses the light-receiving semiconductor device 10 made as a solar cell as described above. Referring to Fig. 13 through Fig. 16, the structure will be described first

[0037] The light-receiving semiconductor module 20 can, for example, include: twenty-five light-receiving semiconductor devices 10; a conductive connector mechanism formed from six lead frames 29 and serving to electrically connect these twenty-five light-receiving semiconductor devices 10; a light transmitting member 31; a positive electrode terminal 33; and a negative electrode terminal 34.

[0038] The twenty-five spherical light-receiving semiconductor devices 10 are arranged in multiple rows and

multiple columns with their conductivity directions aligned (in this embodiment, five rows and five columns). By the conductive connector mechanism, the semiconductor devices 10 in each column are connected electrically in series, and the semiconductor devices 10 in each row are connected electrically in parallel. The conductive connector mechanism is formed from six metallic lead frames 29. A lead frame 29 is mounted between adjacent rows of semiconductor devices 10 and forms electrical connections with the electrodes 9a, 9b. The lead frame 29 that is integral with the negative electrode terminals 34 at the bottom end is electrically connected in parallel with the electrodes 9a of the semiconductors 10 of the first row. The lead frame 29 that is integral with the positive electrode terminals 33 at the top end is electrically connected in parallel with the electrodes 9b of the semiconductor devices 10 of the fifth row. These twenty-five semiconductor devices 10 and the conductive connector mechanism can be, for example, embedded in a light-transmitting member 31 and covered. The light-transmitting member 31 is formed from a transparent synthetic resin such as an acrylic resin or polycarbonate. The light-transmitting member 31 is formed with semi-cylindrical lenses 31a for introducing sunlight from either side of semiconductor devices 10. These semi-cylindrical lenses 31a serve to efficiently introduce sunlight to the columns of the semiconductor devices 10. Compared to a flat structure, a wider orientation brings superior light collection, light focusing, and light guiding properties.

[0039] Referring to Fig. 16, there is shown an electrical circuit that is equivalent to the light-receiving semiconductor module 20 used in a solar cell panel as described above. The twenty-five semiconductor devices 10 form a five-by-five matrix, and the rows of semiconductor devices 10 is connected electrically in series by the six lead frames 29. The rows of semiconductor devices 10 are connected electrically in parallel by the lead frames 29.

[0040] If one of the semiconductor devices 10 in this semiconductor module 20 malfunctions and stops working, light-generated power will simply stop from the malfunctioning semiconductor device 10 while the other functioning semiconductor devices 10 will continue to operate normally and generate electricity. The generated electricity is reliably output through the positive electrode terminal 33 and the negative electrode terminal 34 so that the light-receiving semiconductor module 20 will provide superior reliability and longevity.

[0041] Referring to Fig. 7 through Fig. 12, a method for making the light-receiving semiconductor module 20 (solar cell module) presented above will be described. [0042] First, the semiconductor devices 10 described above are made. Referring to Fig. 7, lead frame plates 21 - 26 formed with four openings 27a, 27b are made by using a die to punch thin iron-nickel alloy (56% Fe, 42% Ni) plates (thickness of approximately 0.3 mm) with silver surface plating approximately 3 microns thick.

Wide (approximately 4 mm) outer frames 28 and three parallel narrow (1.5 mm) lead frames 29 are formed on the lead frame plates 21 - 26. The ends of the top and bottom lead frame plates 21, 26 are bent beforehand at right angles, and the inner four lead frame plates 22 - 25 are formed as flat sheets.

[0043] Referring to Fig. 7 through Fig. 9, a conductive adhesive 30a (e.g., a silver epoxy resin) is used on the lead frames 29 of the lead frame plates 21 - 25 so that sets of five semiconductor devices 10 can be adhesed at an even pitch with their negative electrode 9a facing down.

[0044] Next, a conductive adhesive 30b is applied on the positive electrodes 9b of the semiconductor devices 10 on the lead frames 29. Referring to Fig. 8, the lead frame 29 of the lead frame plate 22 is placed on top of the positive electrodes 9b of the fifteen (three sets of flve) semiconductor devices 10 on the bottom layer. The lead frame plates 23 - 26 are subsequently stacked in sequence in a similar manner, thus forming a regularly arranged five-by-five matrix with each set of twenty-five semiconductor devices 10 being aligned with the other sets. Next, in order to provide electrical connections for the positive electrode 9b and the negative electrode 9a of each of the semiconductor devices 10 to the lead frames 29 above and below it, a weight (not shown in the figure) having a predetermined weight is placed on the uppermost lead frame plate 26 and heat of approximately 160 - 180 deg C is applied to set the adhesive. [0045] In this manner, the sets (modules) of twentyfive semiconductor devices 10 are electrically connected by the six lead frame plates 21 - 26, and three sets with a total of 75 semiconductor devices 10 are arranged in a regular manner between the lead frames 29 of the six lead frame plates 21 - 26. Within the sets of 25 semiconductor devices 10, the semiconductor devices 10 in each column are connected electrically in series by the lead frames 29, and the semiconductor devices 10 in each row are electrically connected in parallel. Referring to Fig. 9, there is shown a detail drawing of a semiconductor device 10 and the lead frames 29 above and below it.

[0046] Referring to Fig. 10 through Fig. 12, an assembly 30 formed from the 75 semiconductor devices 10 arild the six lead frame plates 21 - 26 is housed in a molding die (not shown in the figure) and a transparent synthetic resin (e.g., an acrylic resin or a polycarbonate) is used to form a mold. This results in the five-by-five matrices of semiconductor devices 10 and their corresponding lead frames 29 being embedded in and covered by the light-transmitting members 31 formed from the transparent synthetic resin as described above. In this manner, three sets of solar panels, i.e., light-receiving semiconductor modules 20, are formed at once. The light-transmitting members 31 are formed with partially cylindrical lenses 31a that focus sunlight from either side of the rows of the semiconductor devices 10.

[0047] Finally, the three sets of light-receiving semi-

conductor modules 20 are separated. First, for the middle lead frame plates 22 - 25, cutting areas 32 at the ends of the lead frames 29 extending from the light-transmitting members 31 are cut by the molding die. For the top and bottom lead frame plates 21, 26, the cutting areas of the lead frames 29 are cut from the outer frame 28 leaving them to extend out from the light-transmitting member 31.

[0048] Next, different alternatives involving partial modifications to the above embodiment will be presented.

1) Alternative embodiment 1 (Fig. 17)

[0049] Referring to Fig. 17, a semiconductor device 10A is formed with a positive electrode 9c, in which an aluminum ball is bonded to the second flat surface 7. The type-p+ diffusion layer 8 described above is omitted. To produce this semiconductor device 10, the steps illustrated in Fig. 1 through Fig. 4 are performed. Then, with the negative electrode 9a bonded to the lead frame 29 with solder 11, an aluminum ball having a diameter of 0.3 - 0.4 mm is bonded to the center of the second flat surface 7 via ultrasound and heat, thus forming the positive electrode 9c, in the form of a bump.

[0050] It would also be possible to use a gold ball in place of the aluminum ball described above. Electrodes formed via ball bonding in this manner are suited for accurate electrode formation in a small space and low-resistance contacts can be formed at lower temperatures compared with using diffusion or alloys. Since the height of the positive electrode 9c can be increased, it is possible to increase the space between the lead frames 29 or the space between the semiconductor device electrodes when semiconductor devices are connected in series. Thus, a conductive adhesive can be applied to just the positive electrode 9c. Also, this positive electrode 9c can be implemented for the semiconductor device 10 described above. Also, the semiconductor device 10A described here can be used in the semiconductor module 20 in place of the semiconductor device 10.

2) Alternative embodiment 2 (Fig. 18 - Fig. 21)

[0051] Referring to Fig. 18 through Fig. 21, a method for making a semiconductor device 10B will be described. Referring to Fig. 18, a semiconductor element 1B is formed as in the embodiment described above. First and second flat surfaces 2, 7b are formed parallel to each other at the two ends on either side of the center of a spherical semiconductor element 1a (1.5 mm diameter) formed from a p-type silicon single crystal (1 ohmm resistivity). The diameters of the first and second flat surfaces 2, 7b are approximately 0.6 mm and 0.8 mm respectively, and the average diameters of the first and second flat surfaces 2, 7b are smaller than the distance between the first and second flat surfaces 2, 7b. Refer-

ring to Fig. 19, phosphorous is dispersed as a n-type dopant over the entire surface of the semiconductor element 1B to form a type-n+ diffusion layer 3 having a thickness of approximately 0.4 - 0.5 microns.

[0052] Referring to Fig. 20, the silicon oxide film generated during the diffusion of phosphorous is removed by etching. Referring to Fig. 21, a silver paste is printed on the center of the first flat surface 2 as a dot having a diameter of 0.4 mm and a thickness of 0.2 mm. This silver paste is heated under an oxidizing gas or an inert gas atmosphere at a temperature of 600 - 800 deg C. resulting in a negative electrode 9a that forms a lowresistance connection with the diffusion layer 3. Next, an aluminum dot having a diameter of approximately 0.4 mm and a thickness of approximately 0.3 mm is placed on the surface of the second flat surface 7b and is heated rapidly to a temperature of 750 - 850 deg C under an inert gas atmosphere or in a vacuum. As a result, the silicon melted by the eutectic reaction of the aluminum and the silicon grows into a type-p+ recrystallized layer 8b doped with aluminum, with the silicon single crystal serving as a seed. This is technology is known as alloy pn-junction forming.

[0053] Since the recrystallized layer 8b passes through the diffusion layer 3, the aluminum remaining on the surface forms a negative electrode 9d via the p-type silicon single crystal section and the type-p+ recrystallized layer 8b. The pn junction 4b is connected to the p+n+ junction 4d. An anti-reflection film for the semiconductor element 1B is then formed.

[0054] With this semiconductor element 1B, the type-p+ recrystallized layer 8b and the positive electrode 9d can be formed at the same time without requiring boron diffusion as in the semiconductor device 10 described above. Since the height of the positive electrode 9d is increased, conductive adhesive can be applied without affecting the surface of the recrystallized layer 8b.

[0055] In place of the aluminum described above, it would also be possible to form the recrystallized layer 8b and the positive electrode 9d at the same time using gold (AuB) formed with a molecular ratio of approximately 99% gold and 1% boron. Alternatively gold (AuGa) with a ratio of 99% gold and 1% gallium could be used. Also, this semiconductor device 10B can be used in the semiconductor module 20 in place of the semiconductor device 10 described above.

3) Alternative embodiment 3 (Fig. 22 - Fig. 30)

[0056] Referring to Fig. 27, a light-receiving semiconductor device 10C suited for use in solar cells includes: a cylindrical semiconductor element 41; first and second flat surfaces 42, 43 thereof; a n-type diffusion layer 44; a pn junction 45; a type-p+ diffusion layer 47; a silicon oxide film 46 serving as a reflection prevention film; a negative electrode 49a; and a positive electrode 49b. This semiconductor device 10C is formed as a short cylinder. While having a different shape from the semicon-

ductor device 10, the structure is similar and the following description will be simplified.

[0057] The semiconductor element 41 is formed with parallel first and second flat surfaces 42, 43 at the ends so that they are perpendicular to the axis. The diffusion layer 44 is formed on the outer perimeter surface of the first flat surface 42 of the semiconductor element 41. The pn junction 45 is formed on the surface layer of the semiconductor element 41 on top of the diffusion layer 44. The diffusion layer 44 of the second flat surface 42 is removed through mechanical/chemical polishing, and the type-p+ diffusion layer 47 is formed on the second flat surface 43. The negative electrode 49a is formed on the surface of the diffusion layer 44 on the first flat surface 42. The positive electrode 49b is formed on the surface of the diffusion layer 47 on the second flat surface 43. The diffusion layer 44, the pn junction 45, the diffusion layer 47, the positive electrode 49a, and the negative electrode 49b are similar to those of the semiconductor device 10.

[0058] Referring to Fig. 22 through Fig. 27, a method for making the cylindrical semiconductor device 10C presented above will be described. Referring to Fig. 22 and Fig. 23, a semiconductor material 40 is formed as a thin cylinder having a diameter of 1.5 mm from a ptype silicon single crystal with a resistivity of approximately 1 ohm-meter. This cylindrical semiconductor material 40 is cut to an axial length of 1.6 mm to form a short cylindrical (i.e., particle-shaped) semiconductor element 41 having parallel first and second flat surfaces 42, 43 formed perpendicular to the axis.

[0059] This cylindrical semiconductor material formed from the p-type silicon single crystal can be made by growing a single crystal in the following manner: place a seed crystal with <111> orientation into contact with molten silicon in a crucible, e.g., a graphite crucible, through a nozzle-shaped hole at the bottom of the crucible, and pull the seed crystal down. Since this produces a thin cylindrical shape, minimal processing loss is generated, making the process economical. The diameter of the cylindrical semiconductor material 40 is not restricted to 1.5 mm, and other diameters of approximately 1 - 3 mm can be used.

[0060] Referring to Fig. 24, phosphorous is diffused over the entire surface of the cylindrical semiconductor element 41 to form a n-type+ diffusion layer 44 having a thickness of 0.4 - 0.5 microns. A pn junction 45 is formed on the outer perimeter surface and the first flat surface 42 of the semiconductor elemental by means of the diffusion layer 44 of the semiconductor element 41. [0061] Referring to Fig. 24 and Fig. 25, the silicon oxide film formed on the surface during the phosphorous diffusion operation is removed using a hydrofluoric acid solution. Then, the semiconductor element 41 is heated under an oxygen atmosphere to form a silicon oxide film 46 (reflection prevention film) over the entire surface. Then, the second flat surface is polished via mechanical/chemical polishing to remove the type-n+ diffusion

layer 44, thus forming the second flat surface 43 with the silicon single crystal exposed.

14

[0062] Referring to Fig. 26, boron is diffused over the second flat surface 43 after removing the silicon oxide film on the second flat surface 43. This forms the typep+ diffusion layer 47 having a thickness of 0.1 - 0.2 microns. As a result, the p+n+ junction 48 is formed, and the end thereof can be positioned inside the silicon oxide film so that it is sealed from the outside.

[0063] Referring to Fig. 27, silver paste dots with a diameter of approximately 0.5 mm and a thickness of approximately 0.2 mm are printed at the center of the first and second flat surfaces 42, 43. These are then heated in the same manner as in the semiconductor device 10, and the negative electrode 49a and the positive electrode 49b are disposed to form low-resistance contact with the diffusion layer 44 and the diffusion layer 47 respectively. This provides the cylindrical semiconductor device 10C suited for use in solar cells. The negative electrode and the positive electrode in this semiconductor device 10C can also be formed using the method shown in Fig. 18 through Fig. 21.

[0064] With this semiconductor device 10C, cells are easier to manufacture compared to spherical solar cells. Although not omnidirectional, this device provides uniform orientation along the radius of the semiconductor element. The photoelectrical conversion characteristics provides superior light-collecting abilities compared to flat cells.

[0065] Referring to Fig. 28 through Fig. 30, this semiconductor device 10C can be used in place of the semiconductor device 10 in the semiconductor module 20 described above. This provides a semiconductor module 20A similar to that of the semiconductor module 20. In this semiconductor module 20A, the lead frame 29A, the negative electrode 34A, the positive electrode 35A, the light transmitting member 31A, and the like are similar to those of the semiconductor module 20, and hence are assigned like numerals and corresponding descriptions are omitted.

4) Alternative embodiment 4 (Fig. 31 - Fig. 34)

[0066] Next, a semiconductor module 20B that has light-receiving functions and that uses the semiconductor device 10 will be described. Referring to Fig. 33 and Fig. 34, this semiconductor module 20B includes, for example: 72 (12 x 6) particle-shaped semiconductor devices 10 having light-receiving properties; a conductor mechanism 50 containing eight metal ring-shaped lead frames 51 - 57; and a light-transmitting member 58. The 72 semiconductor devices 10 are divided into 12 columns with their conduction orientation aligned, and these are arranged in a ring pattern at equal intervals along the perimeter.

[0067] The conductive connector mechanism 50 includes: a ring-shaped lead frame 51 with a negative terminal 51a at the lowest level; intermediate ring-shaped

lead frames 52 - 56; and an uppermost ring-shaped lead frame 57 with a positive electrode 57a. The ring-shaped lead frames 52 - 56 are flat and are formed from a similar material as the lead frame plates (21 - 26) from the embodiment described above. These are formed in rings with widths of 1.5 mm. The ring-shaped lead frames 51, 57 are formed from material similar to the lead frame plates (21 - 26) and have a thickness of approximately 1.0 mm.

[0068] Four negative electrode terminals 51a and four positive electrode terminals 57a are formed integrally with the ring-shaped lead frames 51, 57, respectively. In this conductive connector mechanism 50, the six semiconductor devices 10 in each column are electrically connected in series and the twelve semiconductor devices 10 in each ring are electrically connected in parallel.

[0069] The cylindrical light-transmitting member 58 is formed as a thick cylinder from a transparent synthetic resin such as acrylic or polycarbonate. The 12 columns of semiconductor devices 10 arranged in a ring formation are embedded in the perimeter wall 58a of the light-transmitting member 58. An irregular reflection surface 58b is formed on the inner perimeter surface of the perimeter wall 58a of the light-transmitting member 58 to reflect the light transmitted through the perimeter wall 58a to the semiconductor devices 10 in an irregular manner. This irregular reflection surface 58b is formed from multiple small pyramidal surfaces.

[0070] A method for making this semiconductor module 20B will be described.

[0071] Referring to Fig. 31 and Fig. 32, the ring-shaped lead frames 51 - 57 and the 72 semiconductor devices 10 are made and prepared. Next, as in the making of the semiconductor module 20,12 semiconductor devices 10 are arranged on the top surface of the ring-shaped lead frame 51 so that their negative electrodes 9a face down. A conductive adhesive is then used to bond the devices. Next, a conductive adhesive is applied to the positive electrodes 9b of the 12 semiconductor devices 10, and the ring-shaped lead frame 52 is mounted on top of this and bonded. This operation is repeated for ring-shaped lead frame 53-57. Referring to Fig. 32, there is shown the resulting structure. A predetermined weight is placed on top of the ring-shaped lead frame 57, and heat is applied to set the adhesive.

[0072] In other words, the 72 semiconductor devices 10 are placed with matching conductivity orientations between the ring-shaped lead frames 51 - 57, forming 12 columns arranged in a ring formation at uniform intervals along the perimeter. The six semiconductor devices 10 in each column are connected in series via the ring-shaped lead frames 51 - 57 while the 12 semiconductor devices 10 in each ring are connected in parallel via the ring-shaped lead frames 51 - 57. Referring to 55 Fig. 31 and Fig. 32, this results in an assembly 60.

[0073] Next, the assembly 60 is placed in a predetermined molding die, which is then filled with a transparent

synthetic resin. Referring to Fig. 33 and Fig. 34, the light-transmitting member 58 is formed as a result in the form of a f a thiransparent synthetic resin cylinder. The twelve columns of semiconductor devices 10 are embedded in the perimeter wall 58a of the cylindrical light-transmitting member 58 formed from transparent synthetic resin.

[0074] Since this semiconductor module 20B is formed as a cylinder, sunlight from any direction can be reliably photoelectrically converted to generate approximately 3.6 volts between the negative electrode terminal 51a and the positive electrode terminal 57a. Since the irregular reflection surface 58b is formed on the inner perimeter surface of the light-transmitting member 58, the photoelectric conversion efficiency is improved. The difference between the outer diameter and the inner diameter of the light-transmitting member 58 causes light with a large incidence angle to go around inside the perimeter wall 58a so that it is guided to a semiconductor device 10 that is far away.

[0075] Next, various modifications that can be implemented in the embodiments described above will be described.

- (1) Instead of silicon, the semiconductor used in the semiconductor elements 1, 41 can be, for example, a mixed crystal semiconductor formed from Si and Ge, a multi-layer semiconductor, or any one of a semiconductor selected from GaAs, InP, GaP, GaN, InCuSe, or the like. Or a different type of semiconductor can be used.
- (2) The semiconductor elements 1, 41 do not have to be p-type and can be n-type. In such cases, p-type diffusion layers would be formed.
- (3) The diffusion layers 3, 44 and the pn junction 4, 45 can be formed using another semiconductor film forming method, e.g., chemical vapor deposition (CVD).
- (4) The reflection prevention films 6a, 46 can be an insulative film other than silicon oxide film, e.g., titanium oxide. Also, when forming the electrodes 9a, 9b, 49a, 49b, a metal paste other than silver paste can be used as the electrode material, e.g., aluminum or gold. When bonding the semiconductor devices 10 to the lead frame 29, solder can be used in place of a conductive resin.
- (5) Instead of using a light-transmitting member in the semiconductor modules 20, 20A, a reinforcement glass can be mounted on either side of the semiconductor module, transparent ethylene vinyl acetate (EVA) resin or the like can be poured between the reinforcement glasses, and the ends can be sealed.
- (6) In place of the semiconductor devices 10, the semiconductor modules 20, 20A, 20B can use the semiconductor device 10A, 10B, or 10C.

The number or arrangement of the semiconductor devices mounted on the semiconductor

modules 20, 20A, 20B are not restricted to what is described in the above embodiments and can be defined freely.

(7) The semiconductor modules described above are presented as semiconductor modules having light-receiving functions. However, the semiconductor module of the present invention can be implemented in a similar manner for semiconductor modules having light-emitting functions. In such cases, semiconductor devices having light-emitting functions (spherical semiconductor devices, or particle-shaped semiconductor devices) must be used.

For these light-emitting semiconductor devices, the various types of spherical light-emitting diodes proposed by the present inventor in WO98/15983 and WO99/1093 can be used, as well as various other types of light-emitting diodes. These types of semiconductor modules with light-emitting functions can be used in planar illumination devices, various types of display devices, e.g., monochrome and color displays, and the like.

(8) The present invention is not restricted to the embodiments described above, and various other modifications can be made to the embodiments without departing from the spirit of the present invention.

[0076] Having described preferred embodiments of the invention with reference to the accompanying drawings, it is to be understood that the invention ion is nomited to those precise embodiments, and that various changes and modifications may be effected therein by one skilled in the art without departing from the scope or spirit of the invention as defined in the appended claims.

Claims

 A light-emitting or light-receiving semiconductor module comprising:

a plurality of particle-shaped semiconductor devices having light-emitting or light-receiving properties, said plurality of semiconductor devices being disposed in plural rows and plural columns with uniform conductive orientation; and

a conductive connection mechanism connecting each of said columns of said plurality of semiconductor devices to be electrically in series and connecting each of said rows of said plurality of semiconductor devices to be electrically in parallel.

 A light-emitting or light-receiving semiconductor module as described in claim 1 wherein said conductive connection mechanism is formed from a plurality of lead frames formed from thin metal sheets.

- A light-emitting or light-receiving semiconductor module as described in claim 2 further comprising a light-transmitting member covering all of said semiconductor devices and into which all of said semiconductor devices are embedded.
 - A light-emitting or light-receiving semiconductor module as described in claim 1 wherein said semiconductor device is a solar cell.
- A light-emitting or light-receiving semiconductor module as described in claim 1 wherein said semiconductor device is a spherical semiconductor device
- A light-emitting or light-receiving semiconductor module as described in claim 1 wherein said semiconductor device is a cylindrical semiconductor device.
- 7. A light-emitting or light-receiving semiconductor module as described in claim 2 wherein said semiconductor device is comprising: a roughly spherical semiconductor element formed from a p-type or n-type semiconductor, said semiconductor element being formed with parallel first and second flat surfaces on either side of a center thereof:

a roughly spherical pn junction formed on a surface section of said semiconductor element including said first flat surface; and

first and second electrodes disposed on said first and second flat surfaces respectively and connected to ends of said pn junction.

- 8. A light-emitting or light-receiving semiconductor module as described in claim 2 wherein said semiconductor device comprising:
 - a cylindrical semiconductor element formed from a p-type or n-type semiconductor, said semiconductor element being formed with parallel first and second flat surfaces perpendicular to an axis thereof;
 - a pn junction formed on a surface section of said semiconductor element including said first flat surface; and
 - first and second electrodes disposed on said first and second flat surfaces respectively and connected to ends of said pn junction.
- 9. A light-emitting or light-receiving semiconductor module as described in claim 7 wherein an average diameter of said first and second flat surfaces is smaller than a distance between said flat surfaces.

5

15

35

 A light-emitting or light-receiving semiconductor module as described in claim 7 wherein said first and second flat surfaces are formed with different diameters.

 A light-emitting or light-receiving semiconductor module as described in claim 7 or claim 8 wherein said semiconductor element is formed from silicon semiconductor.

- 12. A light-emitting or light-receiving semiconductor module as described in claim 7 or claim 8 wherein said semiconductor element is formed from any one of compound semiconductor selected from GaAs, InP, GaP, GaN, or InCuSe.
- 13. A light-emitting or light-receiving semiconductor module as described in claim 7 or claim 8 wherein:

said semiconductor element is formed from a p-type semiconductor:

said diffusion layer is formed from a n-type diffusion layer; and

said second flat surface is formed from a p-type recrystallized layer, said second electrode being disposed on a surface of said p-type recrystallized layer.

14. A light-emitting or light-receiving semiconductor module as described in claim 7 or claim 8 wherein:

said semiconductor element is formed from a n-type semiconductor; said diffusion layer is formed from a p-type diffusion layer; and said second flat surface is formed from a n-type recrystallized layer, said second electrode being disposed on a surface of said n-type recrystallized layer.

 A light-emitting or light-receiving semiconductor module comprising:

a plurality of particle-shaped semiconductor devices having light-emitting or light-receiving properties, said plurality of semiconductor devices being disposed in a plurality of columns with uniform conductive orientation and being disposed in ring formations at equal intervals along a perimeter, and a conductive connection mechanism connecting each of said columns of said plurality of semiconductor devices to be electrically in series and connecting each of said rings of said plurality of semiconductor devices to be electrically in parallel.

16. A light-emitting or light-receiving semiconductor

module as described in claim 15 wherein:

a cylindrical light-transmitting member formed from a transparent synthetic resin is provided; and

said plurality of columns of semiconductor devices arranged in ring formations is embedded in perimeter walls of said light-transmitting member.

- 17. A light-emitting or light-receiving semiconductor module as described in claim 16 wherein an irregular reflection surface that irregularly reflects light is formed on an inner perimeter surface of said lighttransmitting member.
- 18. A method for making a light-emitting or light-receiving semiconductor module comprising:

a first step for preparing a plurality of lead frames formed from thin metal sheets and a plurality of particle-shaped semiconductor devices having light-emitting or light-receiving properties;

a second step for assembling said plurality of semiconductor devices between said plurality of lead frames so that conductive orientation is uniform, arranging said semiconductor devices as a matrix with plural rows and plural columns, and connecting each column of said semiconductor devices via said lead frame to be electrically in series and connecting each row of said semiconductor devices via said lead frame to be electrically in parallel; and a third step for embedding said matrix of said

a third step for embedding said matrix of said plurality of semiconductor devices in a lighttransmitting member formed from a transparent synthetic resin.


- 40 19. A method for making a light-emitting or light-receiving semiconductor module as described in claim 18 wherein, in said third step, partially cylindrical lenses are formed on either side of each of said columns of said semiconductor devices.
 - **20.** A method for making a light-emitting or light-receiving semiconductor module comprising:


a first step for preparing a plurality of ringshaped lead frames formed from thin metal sheets and a plurality of particle-shaped semiconductor devices having light-emitting or lightreceiving properties;


a second step for assembling said plurality of semiconductor devices between said plurality of lead frames so that conductive orientation is uniform, arranging said semiconductor devices in plural columns and in ring formations at equal


intervals along a perimeter, and connecting each column of said semiconductor devices via said lead frame to be electrically in series and connecting each ring of said semiconductor devices via said lead frame to be electrically in parallel; and


a third step for embedding said plurality of columns of said plurality of semiconductor devices in a cylindrical light-transmitting member formed from a transparent synthetic resin.




















FIG.9








FIG. 10












FIG. 15





FIG. 16






FIG. 18

1a

P

1B

FIG. 20

P

P

P




FIG. 22

43

42

XXIII

XXIII

FIG. 23





FIG. 24






FIG.26








FIG. 27












FIG. 32

57a

60

57

9b

55

56

55

55

51a

51

FIG.33





FIG.34



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP00/07360

Y WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 & AU, 7227896, A & CA, 2239626, A & EP, 866506, Al & AU, 715515, B Y JP 3-85755 A (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y JP 4-293261 A (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) Purther document are listed in the continuation of Box C. Purther document beining the general state of the art which is not considered to be of particular relevance; the chained occurred to be of graticular relevance; the chained invention expected reason (as specified) document which may throw doubts on priority chain(s) or which is orbit of exhibits the publication date of another citation or other special reason (as specified) document published prior to the international filing date but later document published prior to the international filing date but later when the priority date chained invention considered to involve as in step when the document priority experies of the priority date chained invention considered to involve as in step when the document is naken alone of the priority date chained invention considered to involve as in step when the document is naken alone of the stablish the publication date of another citation or other special reason (as specified) document published prior to the international filing date but later document published of the section of the consideration involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as in step when the document is naken alone considered to involve as	A 00 10			
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int.cl? H01L31/04-31/078, H01L33/00, H01L25/00-25/13 Documentation searched other than minimum documentation to the extent that such documents are included in the fields set Jitsuyo Shinan Koho 1965-1996 Kokai Jitsuyo Shinan Koho 1971-2000 Toroku Jitsuyo Shinan Koho 1994- Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Y JP 9-162434 A (Hitachi, Ltd.), 20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Pamily: none) Y WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 £ AU, 7227896, A £ CA, 2239626, A £ EP, 866506, Al £ AU, 715515, B Y JP 3-88755 A (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y JP 4-293261 A (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) Extracomment defining the general state of the art which is not considered to be of particular relevance active document to published on or after the international filing data but she which is not considered to be of particular relevance. ** Special casegories of clied documents: **A comment defining the general state of the art which is not considered to be of particular relevance. **Special casegories of clied documents: **A comment defining the general state of these art which is not considered to be of particular relevance. **Special casegories of clied documents: **A comment defining the general state of these art which is not considered to be of particular relevance, the claimed invention of considered to be of particular relevance, the claimed invention of considered to the open considered of the sup of the invention and considered of the particular relevance, the claimed invention of considered to the open content of the comment is alon alone. **Com			01L25/04	
Minimum documentation searched (classification system followed by classification symbols) Int. Cl. Holl31/04-31/078, Holl33/00, Holl25/00-25/13 Documentation searched other than minimum documentation to the extent that such documents are included in the fields search (School 1966-1996-1994) Kokai Jitsuyo Shinan Koho 1971-2000 Toroku Jitsuyo Shinan Toroku Koho 1994-1994 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Y. JP 9-162434 A. (Hit achi, Ltd.), 20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Pamily: none) Y. WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 & AU, 7227896, A. & CA, 2239626, A. & EP, 866506, Al. & AU, 715515, B. Y. JP 3-85755 A. (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y. JP 4-293261 A. (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) V. Special categories of clied documents: **Sepecial categories of clied documents: **Comment which may throw doubts on priority chinu(s) or which is cloed to establish the published on or after the laterastional filing data considered to be of partical relevance; the chaimed invention or considered to be of partical relevance; the chaimed invention or considered to be of partical relevance; the chaimed invention or considered to be of partical relevance; the chaimed invention or considered on the camboo of the considered on the considered on or constant of partical preference; the chaimed invention or considered to partica	According t	to International Patent Classification (IPC) or to both	national classification and IPC	•
IntCl. Holl31/04-31/078, Holl33/00, Holl25/00-25/13 Documentation searched other than minimum documentation to the extent that such documents are included in the fields search (name of data base and, where practicable, search terms used) Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Y	B. FIELD	OS SEARCHED		
Jitsuyo Shinan Koho 1965-1996 Kokai Jitsuyo Shinan Koho 1971-2000 Toroku Jitsuyo Shinan Koho 1994- Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to c Y JP 9-162434 A (Hitachi, Ltd.), 20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Family: none) Y WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 £ AU, 7227896, A & CA, 2239626, A £ EP, 866506, Al & AU, 715515, B Y JP 3-85755 A (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y JP 4-293261 A (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) F independent defining the grant state of the art which is not considered to be of particular relevance ** Special categories of cited documents: ** Comment defining the grant state of the art which is not considered to be of particular relevance ** Special categories of cited documents: ** Comment of particular relevance ** Special categories of cited documents: ** Comment of particular relevance ** Special categories of cited documents: ** Comment of particular relevance the defining the grant relevance the continuation of the scale of the scale of another citation or other special reason (as specified) ** Comment of particular relevance, the claimed investion and the principle or borry underlying the inverted comment of particular relevance, the claimed investion and considered to the comment of particular relevance, the claimed investion and considered to move an investive step when the document to the same patent relevance the comment of comments and the principle or theory underlying the inverted comment of the same patent relevance the comment of comment of the same patent relevance the comment of comment of the same patent relevance the comment of comment of the same patent relevance the comment of comment of the sam	Minimum d Int	ocumentation searched (classification system follow .Cl ⁷ H01L31/04-31/078, H01L33	ed by classification symbols) /00, H01L25/00-25/13	·
C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to c Y JP 9-162434 A (Hitachi, Ltd.), 20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Family: none) Y WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 & AU, 7227896, A & CA, 2239626, A & EP, 866506, Al & AU, 715515, B Y JP 3-85755 A (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y JP 4-293261 A (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) Purchar document sure listed in the continuation of Box C. ** ** *Pocal categories of cited documents: considered to be of particular relevance conducted to be of particular relevance conducted to be of particular relevance conducted to be of conducted to principle or theory underlying the surfer document with thin subtroated the or another citation or other special reason (as specified) Comment which may throw doubts on priority chaim(s) or which is choose the principle or theory underlying the chaimed invention or considered to two priority chain chaimed invention or considered to two priority chains or other special reason (as specified) Comment referring to an oral discleave, use, exhibition or other means ** ** ** ** ** ** ** ** **	Jits Koka	suyo Shinan Koho 1965-1996 ai Jitsuyo Shinan Koho 1971-2000	Jitsuyo Shinan Toroku Toroku Jitsuyo Shinan	Koho 1996-2000 Koho 1994-2000
Category* Citation of document, with indication, where appropriate, of the relevant passages Y JP 9-162434 A (Hitachi, Ltd.), 20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Family: none) Y WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 & AU, 7227896, A & CA, 2239626, A & EP, 866506, A1 & AU, 715515, B Y JP 3-85755 A (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y JP 4-293261 A (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) A comment defining the general state of the art which is not considered to be of particular relevance, to chain catefact of to be of particular relevance to chief to establish the publication actor after document which may throw doubt on priority chain(s) or which is chief to establish the publication actor of the cathed to establish the publication or other special reason (as specified) document which may throw doubt on priority chain(s) or which is chain to establish the publication actor of particular relevance, the chained invention or considered to involve an instead after a special reason (as specified) document referring to an oral disclosure, use, exhibition or other means The document published prior to the international filing date but later than the priority date chained invention acconsidered to involve an instance after a special reason (as specified) document referring to an oral disclosure, use, exhibition or other means The document published prior to the international filing date but later than the priority date and not or insmite step when the document step when the document step when the document step when the document of particular relevance, the chained invention or considered to involve an inventive step when the document of particular relevance, the chained invention or considered to involve an inventive step when the document of particular relevance, the chained invention or considered to involve an inventive step when the document of particular relevance, the chained invention or	 		ame of data base and, where practicable, ac	arch terms used)
Y JP 9-162434 A (Hitachi, Ltd.), 20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Pamily: none) Y WO 98/15983 (Josuke NAKATA), 16 April, 1998 (16.04.98), Fig. 26 & AU, 7227896, A & CA, 2239626, A & EP, 866506, Al & AU, 715515, B Y JP 3-85755 A (Toshiba Corporation), 10 April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y JP 4-293261 A (Fuji Electric Co., Ltd.), 16 October, 1992 (16.10.92), Figs. 1 to 5 (Family: none) Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance; the chained invention called outs of the actual completion of the international filing date of the stablish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, ase, calcibition or other means." "O" document published prior to the international filing date but bate than the priority date chained invention considered to nor other special reason (as specified) "O" document referring to an oral disclosure, ase, calcibition or other means." "O" document published prior to the international filing date but later than the priority date chained invention or considered to involve an invention or other special reason (as specified) "O" document published prior to the international filing date but later than the priority date chained invention or considered to involve an invention or other means." "O" document published prior to the international filing date but later than the priority date chained invention or considered to involve an invention or other means." "O" document published prior to the international filing date but later than the priority date and not in conflict with the application but or septiment the published on or after the international filing date and not incomment to considered to involve an invention or	C. DOCUI	MENTS CONSIDERED TO BE RELEVANT		
20 June, 1997 (20.06.97), Figs. 9, 10, 18 (Family: none)	Category*	Citation of document, with indication, where	appropriate, of the relevant passages	Relevant to claim No.
16 April, 1998 (16.04.98), Fig. 26	Y	20 June, 1997 (20.06.97),		1-20
In April, 1991 (10.04.91), Figs. 1, 2 (Family: none) Y	Y	16 April, 1998 (16.04.98), Pig. 26 & AU, 7227896, A & CA, 223	9626, A 515, B	1-20
Further documents are listed in the continuation of Box C. See patent family armer.	Y	10 April, 1991 (10.04.91),	cion),	1-20
*Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance. "B" earlier document but published on or after the international filing date and not in conflict with the application but cit understand the principle or theory underlying the invention and date of comment which may throw doubts on priority claim(s) or which is about to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published after the international filing date but later than the priority date and not in conflict with the application but of considered to involve an invention acconsidered our exampt be considered to involve an invention acconsidered to involve an invent	1	16 October, 1992 (16.10.92), Figs. 1 to 5	o., Ltd.),	1-20
"A" document defining the general state of the art which is not considered to be of particular relevance. active document but published on or after the international filing date and onto the considered one of particular relevance, the chaimed invention accession of the consideration of the international filing date of another citation or other special reason (as specified) "C" "C" "C" "C" "C" "C" "C" "	Further	documents are listed in the continuation of Box C.	See patent family annex.	
then the priority date claimed Date of the actual completion of the international search Date of mailing of the international search report	document defining the general state of the art which is not considered to be of particular relevance article document but published on or after the international filling date. To document which may throw doubts on priority claim(s) or which is clied to establish the publication date of another citation or other appetial reason (as specified) document referring to an oral disclusure, use, exhibition or other means. To document published prior to the international filling date but later		"I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention of considered the principle or theory underlying the invention cannot be considered novel or cannot be considered in involve an inventive step when the document is taken alone "Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	
00 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	then the pate of the act	priority date claimed	The second of the second parties is	h report
Name and mailing address of the ISA/ Japanese Patent Office Authorized officer			Authorized officer	
Facsimile No. Telephone No. OTH PCT/ISA/210 (second sheet) (July 1992)			Telephone No.	

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP00/07360

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
Y	JP 51-6686 A (Hitachi, Ltd.), 20 January, 1976 (20.01.76), Figs. 4 to 6 (Family: none)	6,8,11-14
Y	WO 99/10935 A (Josuke NAKATA), 04 March, 1999 (04.03.99), Figs. 1 to 10 & AU, 4031397, A & EP, 940860, A1	7-14
Y .	JP 52-17229 A (Jack St. Claire Kilby), 09 February, 1977 (09.02.77), Figs. 11, 14 & SE, 7608483. A & NL, 7608131, A & DE, 2633878, Al & FR, 2319962, A & US, 4021323, A & RS, 450191, A1 & AU, 1610776, Al & US, 4100051, A & US, 4136436, A & AU, 498330, B2 & GB, 1561309, A & CA, 1073995, Al & IT, 1066231, A	7-14
Y	JP 5-36997 A (Sanyo Electric Co., Ltd.), 12 February, 1993 (12.02.93), Fig. 2 (Family: none)	7-14
Y	US 4691076 A (Texas Instruments Incorporated), 01 September, 1987 (01.09.87), Fig. 1 & JP, 61-124179, A & CN, 86100381, A & IN, 164227, A & & US, 4806495, A1 & CN, 1041244, A & CN, 1042275, A & CN, 1044874, A & JP, 6-13633, A	7-14

Form PCT/ISA/210 (continuation of second sheet) (July 1992)